R09 Code No: D0605, D5509, D7701, D6801, D5701 JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD M.Tech II - Semester Examinations, March/April 2011 SYSTEM ON CHIP ARCHITECTURE (COMMON TO DIGITAL SYSTEMS & COMPUTER ELECTRONICS, EMBEDDED SYSTEMS, EMBEDDED SYSTEMS & VLSI DESIGN, VLSI & EMBEDDED SYSTEMS, VLSI SYSTEM DESIGN) Max. Marks: 60

Time: 3hours

Answer any five questions All questions carry equal marks

- - -

1. a) With a neat sketch explain ARM programming model.

- What do you mean by pipelining? Briefly explain about 5 stage pipeline in ARM.[12] b)
- 2. a) Explain about the structure of the ARM cross – Development tool kit.
- Briefly discuss about the Features of ARM which are not shared by most other RISC b) Architectures. [12]
- Discuss the various features of FPA10. 3. a)
 - Explain the coprocessor Register transfer instructions? Why the instruction cannot used for b) Register transfer of CP15 coprocessor. [12]
- 4. What are the various signals involved in interfacing of memory with ARM? With a neat diagram how a memory is interfaced with ARM and explains it's read and write operations. [12]
- 5. What are the various debugging techniques? Explain the ARM debug hard ware architecture? [12]
- 6. a) With a neat diagram explain set associate cache and fully associative cache.
- What are advantages of having embedded memory on chip? How it is useful in increasing the b) efficiency of the system. [12]
- 7. a) Explain the ARM MMU architecture.
 - How the synchronization is occurred between the various processes in ARM. Explain. b) [12]
- 8. Write short notes on the following:
 - Context switching. a)
 - Data types in ARM. b)
 - Condition execution. c)

[12]