Code No: 07A30401

II B.Tech I Semester Regular Examinations, November 2008 PULSE AND DIGITAL CIRCUITS

(Common to Electrical & Electronic Engineering and Electronics & Instrumentation Engineering)

Time: 3 hours Max Marks: 80

Answer any FIVE Questions All Questions carry equal marks

- 1. (a) Explain the response of RC low pass circuit for exponestial input signal
 - (b) Derive the expression for percentage till for a square wave output of Rc high pass circuit. [8+8]
- 2. (a) Design a diode clamper to restore a d.c level of +3 Volts to an input sinusoidal signal of peak value 10Volts. Assume drop across diode is 0.6 volts as shown in the figure 2a.




Figure 2a

(b) Compare series diode clipper and shunt diode clipper.

[8+8]

- 3. (a) Explain the phenomenon of latching in a transistor
 - (b) Define the following for a transistor switch
 - i. Rise time
 - ii. Fall time
 - iii. Storage time

iv. Delay time.

[8+8]

- 4. (a) Explain different triggering methods of binary circuits.
 - (b) A collector coupled Fixed bias binary uses NPN transistors with $h_{FE} = 100$. The circuit parameters are $V_{CC} = 12$ v, $V_{BB} = -3$ v, $R_C = 1$ k Ω , $R_1 = 5$ k Ω , and $R_2 = 10$ k Ω . Verify that when one transistor is cut-off the other is in saturation. Find the stable state currents and voltages for the circuit. Assume for transistors $V_{CE(sat)} = 0.3$ V and $V_{BE(sat)} = 0.7$ V. [8+8]
- 5. (a) In a current sweep circuit, explain how linearity correction is made through adjustment of driving waveform.
 - (b) Write the basic mechanism of transistor television sweep circuit. [16]
- 6. (a) What is the condition to be met for pulse synchronization?

Code No: 07A30401

- (b) Describe synchronization with 2:1 frequency division with neat waveforms.
- (c) Define the terms phase delay and phase jitter.

[4+8+4]

- 7. (a) What is a sampling gate.
 - (b) Illustrate the principle of sampling gates with series and parallel switches and compare them.
 - (c) Draw the circuit diagram of unidirectional diode gate and explain its operation. [16]
- 8. (a) Draw the circuit diagram of diode resistor logic AND gate and explain its operation.
 - (b) Design a transistor inverter circuit (NOT gate) with the following specifications. $V_{CC} = V_{BB} = 10V$, $i_{csat} = 10\text{mA}$; $h_{femin} = 30$; the input is varying between 0 and 10V. Assume typical junction voltages of npn silicon transistor. [16]

Code No: 07A30401

II B.Tech I Semester Regular Examinations, November 2008 PULSE AND DIGITAL CIRCUITS

(Common to Electrical & Electronic Engineering and Electronics & Instrumentation Engineering)

Time: 3 hours Max Marks: 80

Answer any FIVE Questions All Questions carry equal marks

- 1. (a) A symmetrical square wave whose peak-to-peak amptitude id 2V and whose average value is zero as applied to on Rc integrating circuit. The time constant is equals to half-period of the square wave find the peak to peak value of the output amplitude
 - (b) Describe the relationship between rise time and RCtime constant of a low pass RC circuit. [8+8]
- 2. (a) Determine V_o for the network shown in fugure 2a for the given waveform . Assume ideal diodes.




Figure 2a

- (b) Explain negative peak clipper with and without reference voltage. [8+8]
- 3. (a) For a common emitter circuit $V_{cc} = 10V$, $RC = 1k\Omega I_B = 0.2A$. Determine
 - i. The valve of $h_{FE}(\min)$ for saturation to occor
 - ii. If R_c is changed to 220 Ω , will the transistor be saturated
 - (b) Explain the phenomenon of latching in a transistor.

[8+8]

4. Draw the circuit diagram for Schmitt trigger and explain its operation. What are the applications of the above circuit? Derive the expressions for UTP and LTP.

[16]

- 5. Explain the basic principal of Miller and Bootstrap time base generators and also derive the equations for sweep speed error. [16]
- 6. (a) With the help of a circuit diagram and waveforms explain frequency division of an a stable multivibrator with pulse signals.

- (b) Explain with the help of block diagram and waveforms for acheiving division of relaxation devices without phase jitter. [8+8]
- 7. (a) Distinguish between sampling gates and logic gates?
 - (b) Explain the operation of a chopper amplifier with neat block diagram and waveforms.
 - (c) Distinguish between unidirectional and bidirectional gates.

[4+8+4]

- 8. (a) Draw the circuit diagram of diode-transistor logic NOR gate and explain its operation.
 - (b) Draw the output waveform X for the given inputs figure 8b




Figure 8b

Code No: 07A30401

II B.Tech I Semester Regular Examinations, November 2008 PULSE AND DIGITAL CIRCUITS

(Common to Electrical & Electronic Engineering and Electronics & Instrumentation Engineering)

Time: 3 hours Max Marks: 80

Answer any FIVE Questions All Questions carry equal marks

- 1. (a) Explain about RLC Ringing Circuit
 - (b) Explain RC double differentiator circuit.

[8+8]

- 2. (a) T=1000 μ sec V= 10 V Duty cycle = 0.2
 - i. Sketch waveform with voltage levels at steady state figure 2(a)iii
 - ii. Forward and reverse direction tilt
 - iii. A_f / A_r




Figure 2(a)iii

(b) Write a short note on non-linear wave shaping.

[12+4]

- 3. Explain the following
 - (a) Storage and transition times of the diode as a switch
 - (b) Switching times of the transistor.

[8+8]

- 4. What is a monostable multivibrator? Explain with the help of a neat circuit diagram the principle of operation of a monostable multivibrator, and derive an expression for pulse width. Draw the wave forms at collector and Bases of both transistors.
- 5. (a) Define sweep time and restoration time of a voltage time base waveform. What is the difference between sweep and sawtooth waveforms?
 - (b) In the transistor bootstrap circuit, $V_{cc} = 25V$, $V_{EE} = -15V$, $R = 10k\Omega$, $R_E = 15k\Omega$, $R_B = 150 \text{ k}\Omega$, $C = 0.05 \mu\text{F}$, $C_1 = 100 \mu\text{F}$. The gating waveform has a duration $T_G = 300 \mu\text{Sec}$. The transistor parameters are $h_{ie} = 1.1 \text{ k}\Omega$, $h_{re} = 2.5 \times 10^{-4}\text{k}\Omega$, $h_{fe} = 50$, $h_{oe} = 1/40$

Code No: 07A30401

- i. Draw the waveforms of i_c , and v_o , labeling all current and voltage levels.
- ii. What is the slope error of the sweep?
- iii. What is the sweep speed and the maximum value of the sweep voltage?
- iv. What is the retrace time T_r for C to discharge completely?
- v. Calculate the recovery time T_1 for C_1 to recharge completely. [16]
- (a) With the help of a circuit diagram and waveforms, explain frequency division of an astable multivibrator with pulse signals.
 - (b) The relaxation oscillator, when running freely, generates an output signal of peak to peak amplitude 100V and frequency 1 kHz. Synchronizing pulses are applied of such amplitude that at each pulse the breakdown voltage is lowered by 20V. Over what frequency range may the sync pulse frequency be varied if 1 : 1 synchronization is to result? If 5 : 1 synchronization is to be obtained $(f_P/f_S = 5)$, over what range of frequency may the pulse source be varied?
- 7. (a) Explain the operation of a six diode gate.
 - (b) Write the applications of sampling gates.
 - (c) Briefly describe the chopper amplifier and sampling scope. [16]
- 8. (a) Compare the Resistor Transistor logic and Diode Transistor logic families
 - (b) Explain the wired AND logic with the help of circuit diagram.

[8+8]

Code No: 07A30401

II B.Tech I Semester Regular Examinations, November 2008 PULSE AND DIGITAL CIRCUITS

(Common to Electrical & Electronic Engineering and Electronics & Instrumentation Engineering)

Time: 3 hours Max Marks: 80

Answer any FIVE Questions All Questions carry equal marks

- 1. (a) Obtain the response of RC high pass cirucit for an exponential i/p lignal
 - (b) A square wave whose peak-to-peak valve is IV, exterds I 0.5V w.r.t. to ground. The half period is O.iSec this voltage impressed upon an RC differentating circuit whose time constant is 0.2 sec. Determine the maximum and minimum valves of the l/p voltages int eh steady state. [8+8]
- 2. (a) The input voltage v_i to the two level clipper shown in figure 2a varies linearly from 0 to 75 V. Sketch the output voltage v_o to the same time scale as the input voltage. Assume Ideal diodes.




Figure 2a

- (b) Explain positive peak voltage limiters below reference level. [12+4]
- 3. (a) Explain with relevant diagram the various transistor switching times
 - (b) Explain the storage and transition times of the diode as a switch. [8+8]
- 4. Explain about various switching conditions of Schmitt trigger. [16]
- 5. (a) What are the methods of generating a time base waveform? Explain each method.
 - (b) Derive the expression Mathematical relationship between sweep speed error, Displacement error and transmission error for an exponential sweep circuit.

[16]

- 6. (a) Describe frequency division employing a transistor a stable multivibrator with waveforms.
 - (b) Describe frequency division employing a transistor monostable multivibrator with waveforms. [8+8]

Code No: 07A30401

- 7. (a) Describe the working of a four diode gate with necessary diagrams and equations.
 - (b) For the four diode gate, $R_L = R_C = 100 \text{k} \Omega$ and that $R_2 = 2 \text{k} \Omega$, $R_F = 50 \Omega$. For $V_s = 25 \text{V}$, compute gain A, V_{min} and $(V_c)_{min}$. Compute $(V_n)_{min}$ for $V_{min} = V_{min}$.

[16]

- 8. (a) Define positive and negative logic system
 - (b) Define fan-In, fan-out
 - (c) Draw and explain the circuit diagram of a diode OR gate for positive logic.

[4+4+8]